CLAIMS

What is claimed is:

- 1. A semiconductor device, comprising:
- 5 a dielectric layer;

an electrically conductive copper containing layer; and

a barrier layer, separating the dielectric layer from the copper containing layer, comprising a silicon oxide layer doped with divalent ion dopant.

- 10 2. The semiconductor device, as recited in claim 1, wherein the dopant is selected from the group containing beryllium, magnesium, calcium, strontium, and barium.
- 3. The semiconductor device, as recited in claim 1, wherein the dopant is calcium.
 - 4. The semiconductor device, as recited in claim 3, wherein a ratio of calcium ions to silicon oxide molecules adjacent to the copper layer is within the range from 1:2 to 1:6.

20

5. The semiconductor device, as recited in claim 3, wherein a ratio of calcium ions to silicon oxide molecules adjacent to the copper layer is within the range from 1:3 to 1:4.

LSI1P177/01-569

5

10

15

- 6. The semiconductor device, as recited in claim 4, wherein at least about 98% of the calcium dopant is within the silicon oxide in a region that extends from a surface of the barrier layer adjacent to the copper containing layer to a depth of less than about 340 Å.
- 7. The semiconductor device, as recited in claim 4, wherein at least about 98% of the calcium dopant is within the silicon oxide in a region that extends from a surface of the barrier layer adjacent to the copper containing layer to a depth of less than about 170 Å.
- 8. The semiconductor device, as recited in claim 6, wherein the barrier layer is a first barrier layer on a first side of the copper containing layer, and further comprising a second barrier layer on a second side of the copper containing layer, wherein the second barrier layer comprises:

silicon oxide; and

a dopant, wherein the dopant is a divalent ion, which dopes the silicon oxide adjacent to the copper containing layer.

- 20 9. The semiconductor device, as recited in claim 1, wherein a ratio of dopant ions to silicon oxide molecules adjacent to the copper layer is within the range from 1:2 to 1:6.
- 10. The semiconductor device, as recited in claim 1, wherein a ratio of dopant ions to silicon oxide molecules adjacent to the copper layer is within the range from 1:3 to 1:4.

LSI1P177/01-569 12 PATENT

5

10

15

20

- 11. The semiconductor device, as recited in claim 1, wherein at least about 98% of the dopant is within the silicon oxide in a region that extends from a surface of the barrier layer adjacent to the copper containing layer to a depth of less than about 340 Å.
- 12. The semiconductor device, as recited in claim 1, wherein at least about 98% of the dopant is within the silicon oxide in a region that extends from a surface of the barrier layer adjacent to the copper containing layer to a depth of less than about 170 Å.
- 13. The semiconductor device, as recited in claim 1, wherein the barrier layer is a first barrier layer on a first side of the copper containing layer, and further comprising a second barrier layer on a second side of the copper containing layer, wherein the second barrier layer comprises:

silicon oxide; and

a dopant, wherein the dopant is a divalent ion, which dopes the silicon oxide adjacent to the copper containing layer.

14. A method of forming a barrier layer, comprising:

providing a silicon oxide layer with a surface;

doping the surface of the silicon oxide layer with a divalent ion to form a barrier layer extending to the surface of the silicon oxide layer; and

LSI1P177/01-569 13 PATENT

forming an electrically conductive copper containing layer on the surface of the barrier layer, wherein the barrier layer prevents diffusion of copper into the substrate.

- 5 15. The method, as recited in claim 14, further comprising annealing the barrier layer.
 - 16. The method, as recited in claim 15, further comprising:

forming a second silicon oxide layer on a surface of the copper containing layer; and

doping the second silicon oxide layer with a divalent dopant to form a second barrier layer.

- 17. The method, as recited in claim 16, wherein the divalent dopant is selected from the group containing beryllium, magnesium, calcium, strontium, and barium.
 - 18. A semiconductor device, comprising:

an electrically conductive copper containing layer; and

a barrier layer adjacent to the copper containing layer, comprising a silicon oxide layer doped with divalent ion dopant.

LSI1P177/01-569 14 PATENT

- 19. The semiconductor device, as recited in claim 18, wherein the dopant is selected from the group containing beryllium, magnesium, calcium, strontium, and barium.
- 5 20. The semiconductor device, as recited in claim 18, wherein the dopant is calcium.